Stanford VLSI Group Homepage

  • Increase font size
  • Default font size
  • Decrease font size
Home Research Projects
Smart Memories Polymorphic Chip Multiprocessor
Research Area: Smart memories Year: 2009
Type of Publication: In Proceedings Keywords: Student Design Contest, Smart Memories, Chip Multiprocessor
Authors:  
Book title: DAC '09: Proceedings of the 46th annual conference on Design automation
   
Awards:
2009 DAC/ISSCC Student Design Contest Winner
Abstract:
The Stanford Smart Memories polymorphic chip-multiprocessor architecture was conceived as a unified multipurpose hardware architecture base, capable of supporting a variety of programming models and per-application optimizations [17]. Backing the architectural claims, our team of PhD students set out to implement this challenging design in silicon, targeting 90nm technology. Now, with 55M transistors covering 61mm2, this is one of the most complex chips ever fabricated in academia.
Comments:
See http://www.dac.com/46th/SDC/SmartMemories.ppt
Digital version