Stanford VLSI Group Homepage

  • Increase font size
  • Default font size
  • Decrease font size
Home Papers

Publications

Filter:
# Title Authors Year Type of Publication
 
Results 126 - 150 of 203
0 Wires: A User's Guide M. Horowitz, R. Ho, K. Mai 1999 misc
1 Scaling implications for CAD R. Ho, K. Mai, M. Horowitz 1999 article
2 The Future of Wires M. Horowitz, R. Ho, K. Mai 1999 article
3 GAD: A 12-GS/s CWWW-VLSI 4-bit A/D converter for an equalized multi-level link W. Ellersick, C.-K. K. Yang, M. Horowitz, W. Dally 1999 article
4 A 0.4-um CWWW-VLSI 10-Gb/s 4-PAM pre-emphasis serial link transmitter R. Farjad-Rad, C.-K. K. Yang, M. Horowitz, T. Lee 1999 article
5 A 32x32 CWWW-VLSI crossbar chip using asymmetric serial links K. Chang, S. Chuang, N. McKeown, Mark Horowitz 1999 article
6 A 0.3-um CWWW-VLSI 8-Gb/s 4-PAM serial link transceiver R. Farjad-Rad, C.-K. K. Yang, M. Horowitz, T. Lee 1999 article
7 Vex - A CAD toolbox J. Bergmann, M. Horowitz 1999 article
8 Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology H. Kapadia, M. Horowitz 1999 article
9 Scaling implications for CAD R. Ho, K. Mai, M. Horowitz 1999 misc
10 Timing analysis including clock skew D. Harris, D. Liu, M. Horowitz 1999 article
11 Improving Coverage Analysis and Test Generation for Large Designs J. Bergmann, M. Horowitz 1999 article
12 A 1V 0.9mW at 100MHz 2k*16b SRAM utilizing a half-swing pulsed decoder and write-bus architecture in 0.25um dual-Vt CWWW-VLSI T. Mori, B. Amrutur, K. Mai, M. Horowitz, I. Fukushi, T. Izawa, S. Mitarai 1998 article
13 A replica technique for wordline and sense control in low-power SRAMs B. Amrutur, M. Horowitz 1998 article
14 Low-Power SRAM Design Using Half-Swing Pulse-Mode Techniques K. Mai, T. Mori, B. Amrutur, R. Ho, B. Wilburn, M. Horowitz 1998 article
15 High-speed electrical signaling: overview and limitations M. Horowitz, C.-K. K. Yang, S. Sidiropoulos 1998 article
16 A 0.5um CWWW-VLSI 4Gb/s serial link transceiver with data recovery using oversampling C.-K. K. Yang, R. Farjad-Rad, M. Horowitz 1998 article
17 A 2 Gb/s/pin CWWW-VLSI asymmetric serial link K. K.-Y. Chang, W. Ellersick, T.-S. Chuang, S. Sidiropoulos, M. Horowitz 1998 article
18 A 0.4-um CWWW-VLSI 10-Gb/s 4-PAM pre-emphasis serial link tranmitter R. Farjad-Rad, C.-K. K. Yang, M. Horowitz, T. Lee 1998 article
19 Applications of on-chip samplers for test and measurement of integrated circuits R. Ho, B. Amrutur, K. Mai, B. Wilburn, T. Mori, M. Horowitz 1998 misc
20 Applications of on-chip samplers for test and measurement of integrated circuits R. Ho, B. Amrutur, K. Mai, B. Wilburn, T. Mori, M. Horowitz 1998 article
21 Approximate reachability with BDDs using overlapping projections S. Govindaraju, D. Dill, A. Hu, M. Horowitz 1998 article
22 Supply and threshold voltage scaling for low power CWWW-VLSI R. Gonzalez, M. Horowitz 1997 article
23 The limits of electrical signalling Mark Horowitz, C.-K. Yang, S. Sidiropoulos 1997 misc
24 A 700 Mbps/pin CWWW-VLSI signalling interface using current integrating receivers S. Sidiropoulos, M. Horowitz 1997 article