Stanford VLSI Group Homepage

  • Increase font size
  • Default font size
  • Decrease font size
Home Papers
Array-of-arrays architecture for parallel floating point multiplication
Research Area: Circuits Year: 1995
Type of Publication: Article  
Authors:  
Journal: Advanced Research in VLSI
Pages: 150-157
Month: March
   
Digital version