Stanford VLSI Group Homepage

  • Increase font size
  • Default font size
  • Decrease font size
Home Papers
Digital Circuit Sizing via Geometric Programming
Research Area: CAD Year: 2005
Type of Publication: Article  
Authors:
  • S. Boyd
  • S. J. Kim
  • D. Patil
  • M. Horowitz
 
Journal: Operations Research, volume 53, number 6
Month: November
   
Digital version
   

Login Form