Stanford VLSI Group Homepage

  • Increase font size
  • Default font size
  • Decrease font size
Home Papers
Intermediate Representations for Controllers in Chip Generators
Research Area: Rethinking Digital Design Year: 2011
Type of Publication: Article  
Journal: Design and Test Europe
Creating parameterized "chip generators" has been proposed as one way to decrease chip NRE costs. While many approaches are available for creating or generating flexible data path elements, the design of flexible controllers is more problematic. The most common approach is to create a microcoded engine as the controller, which offers flexibility through programmable table-based lookup functions. This paper shows that after ``programming" the hardware for the desired application, or applications, these flexible controller designs can be easily converted to efficient fixed (or less programmable) solutions using partial evaluation capabilities that are already present in most synthesis tools.
Digital version

Login Form