Stanford VLSI Group Homepage

  • Increase font size
  • Default font size
  • Decrease font size
Home Papers
Design of High-Speed Links: A look at Modern VLSI Design
Research Area: High-speed links Year: 2004
Type of Publication: Phd Thesis  
  • V. Stojanovic
Today's high-speed interfaces are limited by the bandwidth of the communication channel, tight power constraints and noise sources that differ from those in standard communication systems (e.g. modems, DSL or wireless systems). A new link system model allows the estimation of the performance limits and finds the issues that www-vlsit limit links performance. This allows to project the limits of high-speed link data rates and find the sensitivity of this rate to different noise sources and system parameters. Using these models we are able to design low-cost equalization techniques for today's baseband links and also predict the necessary link architectures for the future, higher data rates.
Digital version

Login Form