Stanford VLSI Group Homepage

  • Increase font size
  • Default font size
  • Decrease font size
Home Papers
A semidigital dual delay-locked loop
Research Area: High-speed links Year: 1997
Type of Publication: Article  
Authors:
  • S. Sidiropoulos
  • M. Horowitz
 
Journal: IEEE Journal of Solid-State Circuits
Pages: 1083-1092
Month: November
   
Digital version
   

Login Form